• Main Page
  • Related Pages
  • Namespaces
  • Data Structures
  • Files
  • File List
  • Globals

beamtime/tof-tdctest/go4/MBSUNPACK/MbsCrateDefines.h (r4864/r4267)

Go to the documentation of this file.
00001 #ifndef MBSCRATEDEFINES_H
00002 #define MBSCRATEDEFINES_H
00003 
00004 // TRIGLOG INFO
00005 #ifndef WITHGO4ROC
00006    #define NUM_SCALERS 3
00007    #define N_SCALERS_CH 16
00008 #endif // WITHGO4ROC
00009 
00010 // number of LeCroy 1182 modules
00011 #define MAX_1182 2
00012 // number of channels in LeCroy 1182 modules
00013 #define NUM_1182_CH 8
00014 
00015 // number of 1290 TDC modules
00016 #define MAX_1290 8
00017 
00018 // V1290 bin size
00019 //#define CAENBINSIZE  25.0/1024.0
00020 
00021 // number of 965 QDC Modules
00022 #define MAX_965 3
00023 
00024 // number of FPGA TDC modules
00025 #define MAX_FPGA_TDC 11
00026 
00027 //#define OLD_VERSION_VULOM // <- Pre-COSY nov11 HD vulom FPGA code
00028 //#define VERSION_VFTX    // <- June   2012 version based on VFTX board (32 chan, 16 true chan+tot)
00029 #define VERSION_VFTX_28 // <- August 2012 version based on VFTX board (56 chan, 28 true chan+tot)
00030 
00031 // number of channels in FPGA TDC modules
00032 #ifdef VERSION_VFTX
00033    #define FPGA_TDC_NBCHAN 32
00034 #elif defined VERSION_VFTX_28
00035    #define FPGA_TDC_NBCHAN 56
00036 #else
00037    #define FPGA_TDC_NBCHAN 8
00038 #endif
00039 
00040 /******************** FPGA TDC data unpacking definitions *************/
00041 #define TDC_EVT_HEADER_KEY_MASK   0xFFFF0000
00042 #define TDC_EVT_HEADER_KEY_SHIFT        16
00043 #define TDC_EVT_HEADER_KEYWORD        0xABCD
00044 #define TDC_EVT_HEADER_MOD_MASK   0x0000FF00
00045 #define TDC_EVT_HEADER_MOD_SHIFT         8
00046 #define TDC_EVT_HEADER_NB_MASK    0x000000FF
00047 
00048 
00049 #ifdef OLD_VERSION_VULOM
00050    #define TDC_FIFO_FINE_CT          0x000003FF
00051    #define TDC_FIFO_COARSE_CT        0x01FFFC00 // Coarse counter value
00052    #define TDC_FIFO_COARSE_CT_SHIFT       10
00053    #define TDC_FIFO_COARSE_FT_SHIFT        0
00054    #define TDC_FIFO_FUTURE_BIT       0x02000000    // Flag for hits after trigger
00055    #define TDC_FIFO_FUTURE_BIT_SHIFT       25
00056    #define TDC_FIFO_DATA_CHAN        0x7C000000
00057    #define TDC_FIFO_DATA_CHAN_SHIFT        26
00058 #elif defined VERSION_VFTX
00059    #define TDC_FIFO_FINE_CT          0x000007FF
00060    #define TDC_FIFO_COARSE_CT        0x01FFF800    // Coarse counter value
00061    #define TDC_FIFO_COARSE_CT_SHIFT        11
00062    #define TDC_FIFO_COARSE_FT_SHIFT        0
00063    #define TDC_FIFO_FUTURE_BIT       0x02000000    // Flag for hits after trigger
00064    #define TDC_FIFO_FUTURE_BIT_SHIFT       25
00065    #define TDC_FIFO_DATA_CHAN        0x7C000000    // Channel number
00066    #define TDC_FIFO_DATA_CHAN_SHIFT        26
00067 #elif defined VERSION_VFTX_28
00068    #define TDC_FIFO_FINE_CT          0x000007FF
00069    #define TDC_FIFO_COARSE_CT        0x00FFF800    // Coarse counter value
00070    #define TDC_FIFO_COARSE_CT_SHIFT        11
00071    #define TDC_FIFO_COARSE_FT_SHIFT        0
00072    #define TDC_FIFO_FUTURE_BIT       0x01000000    // Flag for hits after trigger
00073    #define TDC_FIFO_FUTURE_BIT_SHIFT       24
00074    #define TDC_FIFO_DATA_CHAN        0x7E000000    // Channel number
00075    #define TDC_FIFO_DATA_CHAN_SHIFT        25
00076 #else
00077    #define TDC_FIFO_FINE_CT          0x000007FF
00078    #define TDC_FIFO_COARSE_CT        0x03FFF800 // Coarse counter value
00079    #define TDC_FIFO_COARSE_CT_SHIFT       11
00080    #define TDC_FIFO_COARSE_FT_SHIFT        0
00081    #define TDC_FIFO_FUTURE_BIT       0x04000000    // Flag for hits after trigger
00082    #define TDC_FIFO_FUTURE_BIT_SHIFT       26
00083    #define TDC_FIFO_DATA_CHAN        0x78000000
00084    #define TDC_FIFO_DATA_CHAN_SHIFT        27
00085 #endif
00086 
00087 #ifdef OLD_VERSION_VULOM
00088    #define TDC_FIFO_HEADER_DATA_CNT  0x000000FF    // Data count
00089    #define TDC_FIFO_HEADER_TRIG_TIME 0x01FFFC00    // Coarse counter value
00090    #define TDC_FIFO_HEADER_TRIG_TIME_SHIFT  10
00091    #define TDC_FIFO_HEADER_TRIG_TYPE 0x60000000    // Trigger Type
00092    #define TDC_FIFO_HEADER_TRIG_TYPE_SHIFT 29
00093    #define TDC_FIFO_MESSAGE_TYPE     0x80000000    // Message Type
00094    #define TDC_FIFO_MESSAGE_TYPE_SHIFT     31      // (1 = header, 0 = data)
00095 #elif defined VERSION_VFTX
00096    #define TDC_FIFO_HEADER_DATA_CNT  0x000000FF    // Data count
00097    #define TDC_FIFO_HEADER_TRIG_TIME 0x01FFF800    // Coarse counter value
00098    #define TDC_FIFO_HEADER_TRIG_TIME_SHIFT  11
00099    #define TDC_FIFO_HEADER_TRIG_TYPE 0x60000000    // Trigger Type
00100    #define TDC_FIFO_HEADER_TRIG_TYPE_SHIFT 29
00101    #define TDC_FIFO_MESSAGE_TYPE     0x80000000    // Message Type
00102    #define TDC_FIFO_MESSAGE_TYPE_SHIFT     31      // (1 = header, 0 = data)
00103 #elif defined VERSION_VFTX_28
00104    #define TDC_FIFO_HEADER_DATA_CNT  0x000000FF    // Data count
00105    #define TDC_FIFO_HEADER_TRIG_TIME 0x00FFF800    // Coarse counter value
00106    #define TDC_FIFO_HEADER_TRIG_TIME_SHIFT  11
00107    #define TDC_FIFO_HEADER_TRIG_TYPE 0x60000000    // Trigger Type
00108    #define TDC_FIFO_HEADER_TRIG_TYPE_SHIFT 29
00109    #define TDC_FIFO_MESSAGE_TYPE     0x80000000    // Message Type
00110    #define TDC_FIFO_MESSAGE_TYPE_SHIFT     31      // (1 = header, 0 = data)
00111 #else
00112    #define TDC_FIFO_HEADER_DATA_CNT  0x000000FF    // Data count
00113    #define TDC_FIFO_HEADER_TRIG_TIME 0x03FFF800    // Coarse counter value
00114    #define TDC_FIFO_HEADER_TRIG_TIME_SHIFT  11
00115    #define TDC_FIFO_HEADER_TRIG_TYPE 0x60000000    // Trigger Type
00116    #define TDC_FIFO_HEADER_TRIG_TYPE_SHIFT 29
00117    #define TDC_FIFO_MESSAGE_TYPE     0x80000000    // Message Type
00118    #define TDC_FIFO_MESSAGE_TYPE_SHIFT     31      // (1 = header, 0 = data)
00119 #endif
00120 
00121 #define VFTX_COARSE_OVERFLW_CHK   ((TDC_FIFO_COARSE_CT>>TDC_FIFO_COARSE_CT_SHIFT)+1)/2
00122 /**************** End FPGA TDC data unpacking definitions *************/
00123 
00124 // Number of scalers in ScalOrMu
00125    // Oct12
00126 //#define SCALORMU_NB_SCAL    16
00127    // Nov 12
00128 #define SCALORMU_NB_SCAL    24
00129 
00130 #endif // MBSCRATEDEFINES_H

Generated on Tue Dec 10 2013 04:52:21 for ROCsoft by  doxygen 1.7.1